View 74HC162_18652.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
* The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT162 Presettable synchronous BCD decade counter; synchronous reset
Product specification File under Integrated Circuits, IC06 December 1990
Philips Semiconductors
Product specification
Presettable synchronous BCD decade counter; synchronous reset
FEATURES * Synchronous counting and loading * Two count enable inputs for n-bit cascading * Positive-edge triggered clock * Synchronous reset * Output capability: standard * ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT162 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT162 are synchronous presettable decade counters which feature an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock (providing QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C; tr = tf = 6 ns TYPICAL SYMBOL tPHL PARAMETER propagation delay CP to Qn CP to TC CET to TC propagation delay CP to Qn CP to TC CET to TC maximum clock frequency input capacitance power dissipation capacitance per package notes 1 and 2 CONDITIONS HC CL = 15 pF; VCC = 5 V 19 21 11 19 21 11 63 3.5 37 HCT 20 26 15 20 19 10 32 3.5 37 ns ns ns ns ns ns MHz pF pF UNIT
74HC/HCT162
that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET). For the "162" the clear function is synchronous. A LOW level at the master reset input (MR) sets all four outputs of the flip-flops (Q0 to Q3) to LOW level after the next positive-going transition on the clock (CP) input (provided that the set-up and hold time requirements for MR are met). This action occurs regardless of the levels at PE, CET and CEP inputs. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate. The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Q0. This pulse can be used to enable the next cascaded stage. The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula: fmax = 1 ------------------------------------------------------------------------------------------------------t P ( max ) ( CP to TC ) + t SU (CEP to CP)
Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + (CL x VCC2 x fo) where: fi = input frequency in MHz fo = output frequency in MHz (CL x VCC2 x fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V
tPLH
fmax CI CPD
December 1990
2
Philips Semiconductors
Product specification
Presettable synchronous BCD decade counter; synchronous reset
ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". PIN DESCRIPTION PIN NO. 1 2 3, 4, 5, 6 7 8 9 10 14, 13, 12, 11 15 16 SYMBOL MR CP D0 to D3 CEP GND PE CET Q0 to Q3 TC VCC NAME AND FUNCTION synchronous master reset (active LOW) clock input (LOW-to-HIGH, edge-triggered) data inputs count enable input ground (0 V) parallel enable input (active LOW) count enable carry input flip-flop outputs terminal count output positive supply voltage
74HC/HCT162
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
3
Philips Semiconductors
Product specification
Presettable synchronous BCD decade counter; synchronous reset
74HC/HCT162
Fig.4 Functional diagram.
FUNCTION TABLE INPUTS OPERATING MODE MR reset (clear) parallel load count hold (do nothing) Notes 1. The TC output is HIGH when CET is HIGH and the counter is at terminal count (HLLH). H = HIGH voltage level h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition L = LOW voltage level I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition X = don't care = LOW-to-HIGH CP transition I h h h h h X X CP X X X h I X CEP X X X h X I CET X I I h h h PE X I h X X X Dn L L H count qn qn Qn L L
(1) (1) (1)
OUTPUTS TC
L
December 1990
4
Philips Semiconductors
Product specification
Presettable synchronous BCD decade counter; synchronous reset
74HC/HCT162
Fig.5 State diagram.
Fig.6
Typical timing sequence: reset outputs to zero; preset to BCD seven; count to eight, nine, zero, one, two and three; inhibit.
December 1990
5
Philips Semiconductors
Product specification
Presettable synchronous BCD decade counter; synchronous reset
74HC/HCT162
Fig.7 Logic diagram.
December 1990
6
Philips Semiconductors
Product specification
Presettable synchronous BCD decade counter; synchronous reset
DC CHARACTERISTICS FOR 74HC For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER min. tPHL/ tPLH propagation delay CP to Qn propagation delay CP to TC propagation delay CET to TC output transition time clock pulse width HIGH or LOW set-up time MR, Dn to CP set-up time PE to CP set-up time CEP, CET to CP hold time Dn, PE, CEP, CET, MR to CP maximum clock pulse frequency 80 16 14 100 20 17 135 27 23 200 40 34 0 0 0 6.0 30 35 +25 typ. 58 21 17 69 25 20 39 14 11 19 7 6 22 8 6 28 10 8 39 14 11 69 25 20 -17 -6 -5 19 57 68 max. 190 38 32 215 43 37 150 30 26 75 15 13 100 20 17 125 25 21 170 34 29 250 50 43 0 0 0 4.8 24 28 -40 to +85 min. max. 240 48 41 270 54 46 190 38 33 95 19 16 120 24 20 150 30 26 205 41 35 300 60 51 0 0 0 4.0 20 24 -40 to +125 min. max. 285 57 48 325 65 55 225 45 38 110 22 19 ns UNIT
74HC/HCT162
TEST CONDITIONS VCC WAVEFORMS (V) 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Fig.8
tPHL/ tPLH
ns
Fig.8
tPHL/ tPLH
ns
Fig.9
tTHL/ tTLH
ns
Figs 8 and 9
tW
ns
Fig.8
tsu
ns
Figs 9 and 11
tsu
ns
Fig.9
tsu
ns
Fig.12
th
ns
Figs 9, 11 and 12 Fig.8
fmax
MHz
December 1990
7
Philips Semiconductors
Product specification
Presettable synchronous BCD decade counter; synchronous reset
DC CHARACTERISTICS FOR 74HCT For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI Note to HCT types
74HC/HCT162
The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT MR CP CEP Dn CET PE
UNIT LOAD COEFFICIENT 0.95 0.80 0.25 0.25 1.50 0.30
December 1990
8
Philips Semiconductors
Product specification
Presettable synchronous BCD decade counter; synchronous reset
AC CHARACTERISTICS FOR HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HCT SYMBOL PARAMETER +25 min. tPHL/ tPLH tPHL tPLH tPHL tPLH tTHL/ tTLH tW tsu tsu tsu tsu th propagation delay CP to Qn propagation delay CP to TC propagation delay CP to TC propagation delay CET to TC propagation delay CET to TC output transition time clock pulse width HIGH or LOW set-up time Dn to CP set-up time PE to CP set-up time CEP, CET to CP set-up time MR to CP hold time Dn, PE, CEP, CET, MR to CP maximum clock pulse frequency 16 20 35 40 20 0 typ. 24 30 22 18 12 7 7 9 16 23 12 -10 -40 to +85 -40 to +125 UNIT
74HC/HCT162
TEST CONDITIONS
VCC WAVEFORMS (V)
max. min. max. min. max. 43 51 45 35 24 15 20 25 44 50 25 0 54 64 56 44 30 19 24 30 53 60 30 0 65 77 68 53 36 22 ns ns ns ns ns ns ns ns ns ns ns ns 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 Fig.8 Fig.8 Fig.8 Fig.9 Fig.9 Figs 8 and 9 Fig.8 Fig.9 Fig.9 Fig.12 Fig.11 Figs 9, 11 and 12
fmax
17
29
14
11
MHz
4.5
Fig.8
December 1990
9
Philips Semiconductors
Product specification
Presettable synchronous BCD decade counter; synchronous reset
AC WAVEFORMS
74HC/HCT162
(1) HC : VM = 50%; VI = GND to VCC. HCT : VM = 1.3 V; VI = GND to 3 V.
Fig.8
Waveforms showing the clock (CP) to outputs (Qn, TC) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.
(1) HC : VM = 50%; VI = GND to VCC. HCT : VM = 1.3 V; VI = GND to 3 V.
Fig.9 Waveforms showing the input (CET) to output (TC) propagation delays and output transition times.
The shaded areas indicate when the input is permitted to change for predictable output performance. (1) HC : VM = 50%; VI = GND to VCC. HCT : VM = 1.3 V; VI = GND to 3 V.
Fig.10 Waveforms showing the set-up and hold times for the input (Dn) and parallel enable input (PE).
December 1990
10
Philips Semiconductors
Product specification
Presettable synchronous BCD decade counter; synchronous reset
74HC/HCT162
The shaded areas indicate when the input is permitted to change for predictable output performance. (1) HC : VM = 50%; VI = GND to VCC. HCT : VM = 1.3 V; VI = GND to 3 V.
Fig.11 Waveforms showing the MR set-up and hold times.
The shaded areas indicate when the input is permitted to change for predictable output performance. (1) HC : VM = 50%; VI = GND to VCC. HCT : VM = 1.3 V; VI = GND to 3 V.
Fig.12 Waveforms showing the CEP and CET set-up and hold times.
APPLICATION INFORMATION The HC/HCT162 facilitate designing counters of any modulus with minimal external logic. The output is glitch-free due to the synchronous reset.
Fig.13 Modulo-5 counter.
PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines". December 1990 11

▲Up To Search▲

Price & Availability of 74HC162

	To Download 74HC162 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .